
Appendix C: LCD Interface
Table C-1 summarizes the controller specifications.
R
Table C-1:
Display Controller Specifications
Parameter
Supply Voltage
LCD Driving Voltage
Power Consumption
Sleep Mode
Standby Mode
Specification
2.4V to 3.6V (V DD )
4V to 15V (V LCD = V0 - V DD )
70 μ A typical (V DD = 3V, x4 boost, V0 = 11V,
internal supply = ON)
2 μ A
10 μ A
The on-chip RAM size is 65 x 132 = 8580 bits.
Hardware Schematic Diagram
Figure C-1 illustrates the schematic for the display.
LCD-BU S
LED
R s t
MI
- + Vcc Gnd
LCD_D[7:0]
IC19
3.3V
ENA, R/W, R S EL, C S 1B
IC22
3.3V
3.3V
68xx
3.3V
IC23
68xx
DIP1_4
Def au lt =
Def au lt = 68xx
Re s i s tor to Gnd
B a cklight ON/OFF
UG199_C_01_050106
Figure C-1:
Display Schematic Diagram
120
Virtex-5 FPGA ML561 User Guide
UG199 (v1.2.1) June 15, 2009